NJ88C24

Frequency Synthesiser with non-resettable counters

DS2438 - 2.3

The NJ88C24 is a synthesiser circuit fabricated on the GPS CMOS process and is capable of achieving high sideband attenuation and low noise performance. It contains a reference oscillator, 11-bit programmable reference divider, digital and sample-and-hold comparators, 10-bit programmable 'M' counter, 7-bit programmable 'A' counter and the necessary control and latch circuitry for accepting and latching the input data.

ZARLINK

EMICONDUCTOR

Data is presented serially under external control from a suitable microprocessor. Although 28 bits of data are initially required to program all counters, subsequent updating can be abbreviated to 17 bits, when only the 'A' and 'M' counters require changing.

The NJ88C24 is intended to be used in conjunction with a two-modulus prescaler such as the SP8710 or SP8705 series to produce a universal binary coded synthesiser for up to 1100MHz operation.

FEATURES

- Low Power Consumption
- High Performance Sample and Hold Phase Detector
- Serial Input with Fast Update Feature
- >20MHz Input Frequency
- Fast Lock-up Time

ORDERING INFORMATION

NJ88C24 MA DG Ceramic DIL Package NJ88C24 MA DP Plastic DIL Package NJ88C24 MA MP Miniature Plastic DIL Package




Fig.1 Pin connections - top view (not to scale)

ABSOLUTE MAXIMUM RATINGS

Supply voltage, V_{DD}-V_{SS}: Input voltage Open drain output, <u>LD</u> pin: All other pins: Storage temperature: -0.5V to 7V

 7V $V_{SS}-0.3V$ to $V_{DD}+0.3V$ -55°C to $+125^\circ\text{C}$ (DP and MP packages) -65°C to $+150^\circ\text{C}$ (DG package)




Fig.2 Block diagram

ELECTRICAL CHARACTERISTICS AT V_{DD} = 5V

Test conditions unless otherwise stated:

 V_{DD} - V_{SS} =5V ±0.5V. Temperature range = -40°C to +85°C

DC Characteristics

Characteristic		Value		Units	Conditions	
Characteristic	Min.	Тур.	Max.	Units	Conditions	
Supply current			5·5 1.5	mA mA	$f_{OSC}, f_{FIN} = 10MHz$ $f_{OSC}, f_{FIN} = 1MHz$ 0 to 5V square wave	
Modulus Control Output (MC)					J wave	
High level	4.6			V	I _{SOURCE} = 1mA	
Low level			0.4	V	I _{SINK} = 1mA	
Lock Detect Output (LD)						
Low level			0.4	V	I _{SINK} = 4mA	
Open drain pull-up voltage			7.0	V		
PDB Output						
High level	4.6			V	I _{SOURCE} = 5mA	
Low level			0.4	V	I _{SINK} = 5mA	
3-state leakage current			±0·1	μΑ		

AC Characteristics

Characteristic		Value			Conditions	
Unaracteristic	Min.	Тур.	Max.	Units	Conditions	
$F_{\rm IN}$ and $\overline{\rm OSC~IN}$ input level Max. operating frequency, $f_{\rm FIN}$ and $f_{\rm OSC}$	200 20			mV RMS MHz	10MHz AC-coupled sinewave Input squarewave V _{DD} to V _{SS} , 25°C.	
Propagation delay, clock to modulus control MC Programming Inputs		30	50	ns	See note 2	
Clock high time, t _{CH} Clock low time, t _{CL}	0·5 0·5 0·2		÷	μs μs	All timing periods	
Enable set-up time, t _{ES} Enable hold time, t _{EH} Data set-up time, t _{DS}	0.2 0.2 0.2		t _{CH}	μs μs μs	are referenced to the negative transition of the	
Data hold time, t _{DH} Clock rise and fall times	0.5		0.2	μs μs V	clock waveform	
High level threshold Low level threshold Hysteresis	0·8 1·0		V _{DD} -0·8	V V V	See note 1 See note 1 See note 1	
Phase Detector Digital phase detector propagation delay		500		ns		
Gain programming resistor, RB Hold capacitor, CH	5	500	1	kΩ nF	See note 3	
Programming capacitor, CAP Output resistance, PDA			1 5	nF kΩ		

NOTES

1. Data, Clock and Enable inputs are high impedance Schmitt buffers without pull-up resistors; they are therefore not TTL compatible.

2. All counters have outputs directly synchronous with their respective clock rising edges.

The finite output resistance of the internal voltage follower and 'on' resistance of the sample switch driving this pin will add a finite time constant to the loop. An external 1nF hold capacitor will give a maximum time constant of 5μs.
 The inputs to the device should be at logic '0' when power is applied if latch-up conditions are to be avoided. This includes the signal/osc.

frequency inputs.

PIN DESCRIPTIONS

Pin ı	10.				
DG,DP	MP	Name	Description		
1	1	PDA	Analog output from the sample and hold phase comparator for use as a 'fine' error signal. Voltage increases as f_v (the output from the 'M' counter) phase lead increases; voltage decreases as f_r (the output from the reference counter) phase lead increases. Output is linear over only a narrow phase window, determined by gain (programmed by RB). In a type 2 loop, this pin is at $(V_{DD} - V_{SS})/2$ when the system is in lock.		
2	2	PDB	Three-state output from the phase/frequency detector for use as a 'coarse' error signal. $f_V > f_r$ or f_V leading: positive pulses with respect to the bias point V_{BIAS} $f_V < f_r$ or f_r leading: negative pulses with respect to the bias point V_{BIAS} $f_V = f_r$ and phase error within PDA window: high impedance.		
_	3	NC	Not connected.		
3	4	LD	An open-drain lock detect output at low level when phase error is within PDA window (in lock); high impedance at all other times.		
4	5	F _{IN}	The input to the main counters. It is normally driven from a prescaler, which may be AC-coupled or, when a full logic swing is available, may be DC-coupled.		
5	6	V_{SS}	Negative supply (ground).		
6	7	V_{DD}	Positive supply (normally 5V)		
-	8	NC	Not connected.		
7, 8	9,10	OSC IN/ OSC OUT	These pins form an on-chip reference oscillator when a series resonant crystal is connected across them. Capacitors of appropriate value are also required between each end of the crystal and ground to provide the necessary additional phase shift. The addition of a 220Ω resistor between OSC OUT and the crystal will improve stability. An external reference signal may, alternatively, be applied to OSC IN. This may be a low-level signal, AC-coupled, or if a full logic swing is available it may be DC-coupled. The program range of the reference counter is 3 to 2047, with the total division ratio being twice the programmed number.		
9	-	NC	Not connected.		
10	12	DATA	Information on this input is transferred to the internal data latches during the appropriate data read time slot. DATA is high for a '1' and low for a '0'. There are three data words which control the NJ88C24; MSB is first in the order: 'A' (7 bits), 'M' (10 bits), 'R' (11 bits).		
11	13	CLOCK	Data is clocked on the negative transition of the CLOCK waveform. If less than 28 negative clock transitions have been received when the ENABLE line goes low (i.e., only 'M' and 'A' will have been clocked in), then the 'R' counter latch will remain unchanged and only 'M' and 'A' will be transferred from the input shift register to the counter latches. This will protect the 'R' counter from being corrupted by any glitches on the clock line after only 'M' and 'A' have been loaded If 28 negative transitions have been counted, then the 'R' counter will be loaded with the new data.		
12	14	ENABLE	When ENABLE is low, the DATA and CLOCK inputs are disabled internally. As soon as ENABLE is high, the DATA and CLOCK inputs are enabled and data may be clocked into the device. The data is transferred from the input shift register to the counter latches on the negative transition of the ENABLE input and both inputs to the phase detector are synchronised to each other.		
13	15	CAP	This pin allows an external capacitor to be connected in parallel with the internal ramp capacitor and allows further programming of the device. (This capacitor is connected from CAP to V_{SS}).		
14	16	MC	Modulus control output for controlling an external dual-modulus prescaler. $\overline{\text{MC}}$ will be low at the beginning of a count cycle and will remain low until the 'A' counter completes its cycle. $\overline{\text{MC}}$ then goes high and remains high until the 'M' counter completes its cycle, at which point both 'A' and 'M' counters are reset. This gives a total division ratio of $MP+A$, where P and $P+1$ represent the dual-modulus prescaler values. The program range of the 'A' counter is 0-127 and therefore can control prescalers with a division ratio up to and including $\div 128/129$. The programming range of the 'M' counter is 8-1023 and, for correct operation, $M \ge A$. Where every possible channel is required, the minimum total division ratio N should be: $N \ge P^2 - P$, where $N = MP + A$.		
15	17	RB	An external sample and hold phase comparator gain programming resistor should be connected between this pin and $V_{\rm SS}.$		
16	18	СН	An external hold capacitor should be connected between this pin and $\mathrm{V}_{\mathrm{SS}}.$		




Fig. 3 Typical supply current v. input frequency

PROGRAMMING Reference Divider Chain

The comparison frequency depends upon the crystal oscillator frequency and the division ratio of th 'R' counter, which can be programmed in the range 3 to 2047, and a fixed divide by two stage.

$$R = \frac{fosc}{2 \times foomr}$$

2×fcomp

where *fosc* = oscillator frequency, *fcomp* = comparison frequency,

R = 'R' counter ratio

For example, where the crystal frequency = 10MHz and a channel spacing comparison frequency of 12.5kHz is required,

$$R = \frac{10^7}{2 \times 12.5 \times 10^3} = 400$$

Thus, the 'R' register would be programmed to 400 expressed in binary. The total division ratio would then be $2 \times 400 = 800$ since the total division ratio of the 'R' counter plus the $\div 2$ stage is from 6 to 4094 in steps of 2.

VCO Divider Chain

The synthesised frequency of the voltage controlled oscillator (VCO) will depend on the division ratios of the 'M' and 'A' counters, the ratio of the external two-modulus prescaler (P/P+1) and the comparison frequency.

The division ratio N = MP + A,

where M is the ratio of the 'M' counter in the range 8 to 1023 and A is the ratio of the 'A' counter in the range 0 to 127.




Fig. 4 Typical supply current v. input level, OSC IN

Note that $M \ge A$ and

$$V = \frac{f_{VCO}}{fcomp}$$

For example, if the desired VCO frequency = 275MHz, the comparison frequency is 12.5kHz and a two-modulus prescaler of $\div 64/65$ is being used, then

$$N = \frac{275 \times 10^6}{12 \cdot 5 \times 10^3} = 22 \times 10^3$$

Now, N = MP + A, which can be rearranged as N/P = M + A/P. In our example we have P = 64, therefore

$$\frac{22 \times 10^3}{64} = M + \frac{A}{64}$$

such that M = 343 and A / 64 = 0.75.

Now, *M* is programmed to the integer part = 343 and *A* is programmed to the fractional part×64 i.e., $A = 0.75 \times 64 = 48$. **NB** The minimum ratio *N* that can be used is $P^2 - P$ (=4032 in our example) for all contiguous channels to be available.

To check: $N = 343 \times 64 + 48 = 22000$, which is the required division ratio and is greater than $4032 (= P^2 - P)$.

When re-programming, the counters are changed only at the zero state. There is no reset to zero, which means that the synthesiser loop lock-up time will be variable. When only small changes in frequency are required, the non-resettable synthesiser should achieve the shortest loop lock-up times.




Fig. 5 Timing diagram showing timing periods required for correct operation




Fig.6 Timing diagram showing programming details

PHASE COMPARATORS

Noise output from a synthesiser loop is related to loop gain: $\frac{K_{PD} K_{VCO}}{K_{PD} K_{VCO}}$

Ν

where K_{PD} is the phase detector constant (volts/rad), K_{VCO} is the VCO constant (rad/sec/volt) and N is the overall loop division ratio. When N is large and the loop gain is low, noise may be reduced by employing a phase comparator with a high gain. The sample and hold phase comparator in the NJ88C24 has a high gain and uses a double sampling technique to reduce spurious outputs to a low level.

A standard digital phase/frequency detector driving a threestate output,PDB, provides a 'coarse' error signal to enable fast switching between channels.

The PDB output is active until the phase error is within the sample and hold phase detector window, when PDB becomes high impedance. Phase-lock is indicated at this point by a low level on LD. The sample and hold phase detector provides a 'fine' error signal to give further phase adjustment and to hold the loop in lock. An internally generated ramp, controlled by the digital output from both the reference and main divider chains,

is sampled at the reference frequency to give the 'fine' error signal, PDA. When in phase lock, this output would be typically at $(V_{DD}-V_{SS})/2$ and any offset from this would be proportional to phase error.

The relationship between this offset and the phase error is the phase comparator gain, K_{PDA} , which is programmable with an external resistor, RB, and a capacitor, CAP. An internal 50pF capacitor is used in the sample and hold comparator.

CRYSTAL OSCILLATOR

When using the internal oscillator, the stability may be enhanced at high frequencies by the inclusion of a resistor between the OSC OUT pin and the other components. A value of between 150 Ω and 270 Ω is advised, depending on the crystal series resistance.

PROGRAMMING/POWER UP

Data and signal input pins should not have input applied to them prior to the application of $V_{\text{DD}},$ as otherwise latch-up may occur.



For more information about all Zarlink products visit our Web Site at

www.zarlink.com

Information relating to products and services furnished herein by Zarlink Semiconductor Inc. or its subsidiaries (collectively "Zarlink") is believed to be reliable. However, Zarlink assumes no liability for errors that may appear in this publication, or for liability otherwise arising from the application or use of any such information, product or service or for any infringement of patents or other intellectual property rights owned by third parties which may result from such application or use. Neither the supply of such information or purchase of product or service conveys any license, either express or implied, under patents or other intellectual property rights owned by Zarlink or licensed from third parties by Zarlink, whatsoever. Purchasers of products are also hereby notified that the use of product in certain ways or in combination with Zarlink, or non-Zarlink furnished goods or services may infringe patents or other intellectual property rights owned by Zarlink.

This publication is issued to provide information only and (unless agreed by Zarlink in writing) may not be used, applied or reproduced for any purpose nor form part of any order or contract nor to be regarded as a representation relating to the products or services concerned. The products, their specifications, services and other information appearing in this publication are subject to change by Zarlink without notice. No warranty or guarantee express or implied is made regarding the capability, performance or suitability of any product or service. Information concerning possible methods of use is provided as a guide only and does not constitute any guarantee that such methods of use will be satisfactory in a specific piece of equipment. It is the user's responsibility to fully determine the performance and suitability of any equipment using such information and to ensure that any publication or data used is up to date and has not been superseded. Manufacturing does not necessarily include testing of all functions or parameters. These products are not suitable for use in any medical products whose failure to perform may result in significant injury or death to the user. All products and materials are sold and services provided subject to Zarlink's conditions of sale which are available on request.

Purchase of Zarlink's I²C components conveys a licence under the Philips I²C Patent rights to use these components in and I²C System, provided that the system conforms to the I²C Standard Specification as defined by Philips.

Zarlink, ZL and the Zarlink Semiconductor logo are trademarks of Zarlink Semiconductor Inc.

Copyright Zarlink Semiconductor Inc. All Rights Reserved.

TECHNICAL DOCUMENTATION - NOT FOR RESALE